- 5 Results
Lowest price: € 35.39, highest price: € 69.43, average price: € 52.46
1
High Performance Embedded Architectures and Compilers - André Seznec
Order
at booklooker.de
€ 53.49
Shipment: € 2.701
Order
Provider details
Sponsored link
André Seznec:

High Performance Embedded Architectures and Compilers - Paperback

2012, ISBN: 9783540929895

[ED: Taschenbuch], [PU: Springer Berlin Heidelberg], Neuware - This book constitutes the refereed proceedings of the Fourth International Conference on High Performance Embedded Architect… More...

Shipping costs:Versand nach Deutschland. (EUR 2.70) AHA-BUCH GmbH
close (x)
2
High Performance Embedded Architectures and Compilers - Seznec, André|Emer, Joel|O\\'Boyle, Michael|Martonosi, Margaret|Ungerer, Theo
Order
at AbeBooks.de
€ 48.37
Shipment: € 0.001
Order
Provider details
Sponsored link

Seznec, André|Emer, Joel|O\\'Boyle, Michael|Martonosi, Margaret|Ungerer, Theo:

High Performance Embedded Architectures and Compilers - Paperback

2009, ISBN: 3540929894

[EAN: 9783540929895], Neubuch, [PU: Springer Berlin Heidelberg], EMBEDDED SYSTEM MIKROCONTROLLER ADA CLUSTER H.264 MULTITHREADING PROCESSING SCHEDULING SCHEME CODECOMPRESSION EXASCALECOMP… More...

NEW BOOK. Shipping costs:Versandkostenfrei. (EUR 0.00) moluna, Greven, Germany [73551232] [Rating: 4 (von 5)]
close (x)
3
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 - Seznec, André (Herausgeber); Emer, Joel (Herausgeber); Ungerer, Theo (Herausgeber); Martonosi, Margaret (Herausgeber); O'Boyle, Michael (Herausgeber)
Order
at Achtung-Buecher.de
€ 55.60
Shipment: € 0.001
Order
Provider details
Sponsored link
Seznec, André (Herausgeber); Emer, Joel (Herausgeber); Ungerer, Theo (Herausgeber); Martonosi, Margaret (Herausgeber); O'Boyle, Michael (Herausgeber):
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 - new book

2009

ISBN: 3540929894

2009 Kartoniert / Broschiert Embedded System, Mikrocontroller, Computerhardware, Systemanalyse und -design, Rechnerarchitektur und Logik-Entwurf, Ada; cluster; H.264; Multithreading; Pr… More...

Shipping costs:Versandkostenfrei innerhalb der BRD. (EUR 0.00) MARZIES.de Buch- und Medienhandel, 14621 Schönwalde-Glien
close (x)
4
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 Volume editor Andre Seznec published on February, 2009 - Andr? Seznec
Order
at AbeBooks.de
€ 69.43
Shipment: € 4.661
Order
Provider details
Sponsored link
Andr? Seznec:
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 Volume editor Andre Seznec published on February, 2009 - Paperback

2009, ISBN: 3540929894

[EAN: 9783540929895], Neubuch, [PU: Springer], New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000., Books

NEW BOOK. Shipping costs: EUR 4.66 PBShop.store US, Wood Dale, IL, U.S.A. [8408184] [Rating: 5 (von 5)]
close (x)
5
Order
at alibris.co.uk
€ 35.39
Order
Details & Shipping
Sponsored link
Theo Ungerer, Joel Emer, Michael Oboyle:
High Performance Embedded Architectures and Compilers: Fourth International Conference, Hipeac 2009, Paphos, Cyprus, January 25-28, 2009 Proceedings - Paperback

2009, ISBN: 9783540929895

Trade paperback, New, US edition. Satisfaction guaranteed! !, [PU: Springer]

Shipping costs:plus shipping costs Irving, TX, Basi6 International
close (x)
1As some platforms do not transmit shipping conditions to us and these may depend on the country of delivery, the purchase price, the weight and size of the item, a possible membership of the platform, a direct delivery by the platform or via a third-party provider (Marketplace), etc., it is possible that the shipping costs indicated by euro-book.co.uk / euro-book.co.uk do not correspond to those of the offering platform.

Bibliographic data of the best matching book

Details of the book
High Performance Embedded Architectures and Compilers: Fourth International Conference, HiPEAC 2009, Paphos, Cyprus, January 2009, Procceding ... Science and General Issues, 5409, Band 5409)
Author:
Title:
ISBN:

3540929894


This book constitutes the refereed proceedings of the Fourth International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2009, held in Paphos, Cyprus, in January 2009. The 27 revised full papers presented together with 2 invited keynote paper were carefully reviewed and selected from 97 submissions. The papers are organized in topical sections on dynamic translation and optimization, low level scheduling, parallelism and resource control, communication, mapping for CMPs, power, cache issues as well as parallel embedded applications.

Details of the book - High Performance Embedded Architectures and Compilers: Fourth International Conference, HiPEAC 2009, Paphos, Cyprus, January 2009, Procceding ... Science and General Issues, 5409, Band 5409)


EAN (ISBN-13): 9783540929895
ISBN (ISBN-10): 3540929894
Hardcover
Paperback
Publishing year: 2009
Publisher: Seznec, Andre, Springer
420 Pages
Weight: 0,650 kg
Language: eng/Englisch

Book in our database since 2009-02-20T00:12:41+00:00 (London)
Detail page last modified on 2023-09-30T12:17:49+01:00 (London)
ISBN/EAN: 3540929894

ISBN - alternate spelling:
3-540-92989-4, 978-3-540-92989-5
Alternate spelling and related search-keywords:
Book author: seznec, ungerer, michael boyle, marton, emer, michael unger, margaret boyle, joel, andré springer
Book title: high performance embedded architectures compilers, lecture notes computer science, paphos

Information from Publisher

Author: André Seznec; Joel Emer; Michael O'Boyle; Margaret Martonosi; Theo Ungerer
Title: Lecture Notes in Computer Science; Theoretical Computer Science and General Issues; High Performance Embedded Architectures and Compilers - Fourth International Conference, HiPEAC 2009
Publisher: Springer; Springer Berlin
420 Pages
Publishing year: 2009-01-12
Berlin; Heidelberg; DE
Language: English
53,49 € (DE)
54,99 € (AT)
59,00 CHF (CH)
Available
XIII, 420 p.

BC; Hardcover, Softcover / Informatik, EDV/Informatik; Systemanalyse und -design; Verstehen; Informatik; Ada; Cluster; H.264; Multithreading; Processing; Scheduling; Scheme; code compression; exascale computing; heterogenous architectures; hyperthreading; manycore; memory performance; mul; optimization; Computer System Implementation; Arithmetic and Logic Structures; Processor Architectures; Input/Output and Data Communications; Logic Design; Computer Communication Networks; Computerhardware; Rechnerarchitektur und Logik-Entwurf; Netzwerk-Hardware; EA

Invited Program.- Keynote: Challenges on the Road to Exascale Computing.- Keynote: Compilers in the Manycore Era.- I Dynamic Translation and Optimisation.- Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reordering.- Predictive Runtime Code Scheduling for Heterogeneous Architectures.- Collective Optimization.- High Speed CPU Simulation Using LTU Dynamic Binary Translation.- II Low Level Scheduling.- Integrated Modulo Scheduling for Clustered VLIW Architectures.- Software Pipelining in Nested Loops with Prolog-Epilog Merging.- A Flexible Code Compression Scheme Using Partitioned Look-Up Tables.- III Parallelism and Resource Control.- MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor.- IPC Control for Multiple Real-Time Threads on an In-Order SMT Processor.- A Hardware Task Scheduler for Embedded Video Processing.- Finding Stress Patterns in Microprocessor Workloads.- IV Communication.- Deriving Efficient Data Movement from Decoupled Access/Execute Specifications.- MPSoC Design Using Application-Specific Architecturally Visible Communication.- Communication Based Proactive Link Power Management.- V Mapping for CMPs.- Mapping and Synchronizing Streaming Applications on Cell Processors.- Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors.- Accomodating Diversity in CMPs with Heterogeneous Frequencies.- A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip.- VI Power.- Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture.- Predictive Thermal Management for Chip Multiprocessors Using Co-designed Virtual Machines.- HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic.- Compiler Controlled Speculationfor Power Aware ILP Extraction in Dataflow Architectures.- VII Cache Issues.- Revisiting Cache Block Superloading.- ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors.- In-Network Caching for Chip Multiprocessors.- VIII Parallel Embedded Applications.- Parallel LDPC Decoding on the Cell/B.E. Processor.- Parallel H.264 Decoding on an Embedded Multicore Processor.

More/other books that might be very similar to this book

Latest similar book:
9783540303176 High Performance Embedded Architectures and Compilers (Conte, Tom Navarro, Nacho Hwu, Wen-mei W. Valero, Mateo Ungerer, Theo)

< to archive...