- 5 Results
Lowest price: € 138.99, highest price: € 139.09, average price: € 139.03
1
On and Off-Chip Crosstalk Avoidance in VLSI Design - Chunjie Duan/ Brock J. Lameres
Order
at Hugendubel.de
€ 138.99
Shipment: € 0.001
OrderSponsored link
Chunjie Duan/ Brock J. Lameres:

On and Off-Chip Crosstalk Avoidance in VLSI Design - new book

ISBN: 9781441909473

On and Off-Chip Crosstalk Avoidance in VLSI Design ab 138.99 € als pdf eBook: . Aus dem Bereich: eBooks, Sachthemen & Ratgeber, Computer & Internet, Medien > Bücher, On and Off-Chip Cross… More...

Nr. 13935947. Shipping costs:, , DE. (EUR 0.00)
2
On and Off-Chip Crosstalk Avoidance in VLSI Design - Chunjie Duan/ Brock J. Lameres
Order
at Hugendubel.de
€ 138.99
Shipment: € 0.001
OrderSponsored link

Chunjie Duan/ Brock J. Lameres:

On and Off-Chip Crosstalk Avoidance in VLSI Design - new book

ISBN: 9781441909473

On and Off-Chip Crosstalk Avoidance in VLSI Design ab 138.99 € als pdf eBook: . Aus dem Bereich: eBooks, Sachthemen & Ratgeber, Computer & Internet, Medien > Bücher nein eBook als pdf eBo… More...

Shipping costs:In stock (Download), , Versandkostenfrei nach Hause oder Express-Lieferung in Ihre Buchhandlung., DE. (EUR 0.00)
3
On and Off-Chip Crosstalk Avoidance in VLSI Design - Chunjie Duan/ Brock J. Lameres
Order
at eBook.de
€ 138.99
Shipment: € 0.001
OrderSponsored link
Chunjie Duan/ Brock J. Lameres:
On and Off-Chip Crosstalk Avoidance in VLSI Design - new book

ISBN: 9781441909473

On and Off-Chip Crosstalk Avoidance in VLSI Design: ab 138.99 € eBooks > Sachthemen & Ratgeber > Computer & Internet Springer-Verlag GmbH, Springer-Verlag GmbH

Shipping costs:in stock, , , DE. (EUR 0.00)
4
On and Off-Chip Crosstalk Avoidance in VLSI Design - Chunjie Duan; Brock J. LaMeres
Order
at lehmanns.de
€ 139.09
Shipment: € 0.001
OrderSponsored link
Chunjie Duan; Brock J. LaMeres:
On and Off-Chip Crosstalk Avoidance in VLSI Design - First edition

2010, ISBN: 9781441909473

eBooks, eBook Download (PDF), Auflage, [PU: Springer-Verlag], [ED: 1], Springer-Verlag, 2010

Shipping costs:Download sofort lieferbar. (EUR 0.00)
5
On and Off-Chip Crosstalk Avoidance in VLSI Design - Chunjie Duan; Brock J. LaMeres
Order
at lehmanns.de
€ 139.09
Shipment: € 0.001
OrderSponsored link
Chunjie Duan; Brock J. LaMeres:
On and Off-Chip Crosstalk Avoidance in VLSI Design - new book

2010, ISBN: 9781441909473

eBooks, eBook Download (PDF), 2010, [PU: Springer US], Springer US, 2010

Shipping costs:Download sofort lieferbar. (EUR 0.00)

1As some platforms do not transmit shipping conditions to us and these may depend on the country of delivery, the purchase price, the weight and size of the item, a possible membership of the platform, a direct delivery by the platform or via a third-party provider (Marketplace), etc., it is possible that the shipping costs indicated by euro-book.co.uk / euro-book.co.uk do not correspond to those of the offering platform.

Bibliographic data of the best matching book

Details of the book

Details of the book - On and Off-Chip Crosstalk Avoidance in VLSI Design


EAN (ISBN-13): 9781441909473
ISBN (ISBN-10): 1441909478
Publishing year: 2010
Publisher: Springer-Verlag GmbH
240 Pages
Language: eng/Englisch

Book in our database since 2008-07-07T02:25:36+01:00 (London)
Detail page last modified on 2023-03-03T12:15:49+00:00 (London)
ISBN/EAN: 9781441909473

ISBN - alternate spelling:
1-4419-0947-8, 978-1-4419-0947-3
Alternate spelling and related search-keywords:
Book author: sunil, lamer, lamé, duan, brock lameres
Book title: vlsi, chip


Information from Publisher

Author: Chunjie Duan; Brock J. LaMeres
Title: On and Off-Chip Crosstalk Avoidance in VLSI Design
Publisher: Springer; Springer US
240 Pages
Publishing year: 2010-01-08
New York; NY; US
Language: English
106,99 € (DE)
110,00 € (AT)
130,00 CHF (CH)
Available
XXIV, 240 p.

EA; E107; eBook; Nonbooks, PBS / Technik/Elektronik, Elektrotechnik, Nachrichtentechnik; Schaltkreise und Komponenten (Bauteile); Verstehen; Crosstalk Avoidance; EDA; Noise Reduction; Off-Chip Communication; On-Chip Communication; VLSI; VLSI Design; VLSI Packaging; circuit design; construction; design automation; electronic design automation; integrated circuit; model; modeling; B; Electronic Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design; Engineering; Computer-Aided Design (CAD); BB

On- and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan, Brock J. LaMeres and Sunil P. Khatri Deep Submicron (DSM) processes present many challenges to Very Large Scale Integration (VLSI) circuit designers. One of the greatest challenges is inter-wire crosstalk within on- and off-chip bus traces. Capacitive crosstalk in on-chip busses becomes significant with shrinking feature sizes of VLSI fabrication processes, while inductive cross-talk becomes a problem for busses with high off-chip data transfer rates. The presence of crosstalk greatly limits the speed and increases the power consumption of an IC design. This book presents approaches to avoid crosstalk in both on-chip as well as off-chip busses. These approaches allow the user to trade off the degree of crosstalk mitigation against the associated implementation overheads. In this way, a continuum of techniques is presented, which help improve the speed and power consumption of the bus interconnect. These techniques encode data before transmission over the bus to avoid certain undesirable crosstalk conditions and thereby improve the bus speed and/or energy consumption. In particular, this book: Presents novel ways to combine chip and package design, reducing off-chip crosstalk so that VLSI systems can be designed to operate significantly faster; Provides a comprehensive set of bus crosstalk cancellation techniques, both memoryless and memory-based; Provides techniques to design extremely efficient CODECs for crosstalk cancellation; Provides crosstalk cancellation approaches for multi-valued busses; Offers a battery of approaches for a VLSI designer to use, depending on the amount of crosstalk their design can tolerate, and the amount of area overhead they can afford.
Presents a novel way to combine chip and package design, reducing cross-talk so that VLSI systems can be designed to operate significantly faster Provides a comprehensive set of bus cross-talk cancellation techniques, both memoryless and memory-based Offers a battery of approaches for a VLSI designer to use, depending on the amount of cross-talk their design can tolerate, and the amount of area overhead they can afford Includes supplementary material: sn.pub/extras

< to archive...